Memory Hierarchy 3 Cs and 6 Ways to Reduce Misses

Soner Onder Michigan Technological University Randy Katz & David A. Patterson University of California, Berkeley

Four Questions for Memory Hierarchy Designers

Q1: Where can a block be placed in the upper level? *(Block placement)*

• Fully Associative, Set Associative, Direct Mapped

Q2: How is a block found if it is in the upper level? (Block identification)

• Tag/Block

Q3: Which block should be replaced on a miss? *(Block replacement)*

• Random, LRU

Q4: What happens on a write? (Write strategy)

• Write Back or Write Through (with Write Buffer)

CPU time = (CPU execution clock cycles + Memory stall clock cycles) x clock cycle time

Memory stall clock cycles =

(Reads x Read miss rate x Read miss penalty + Writes x Write miss rate x Write miss penalty)

Memory stall clock cycles = Memory accesses × Miss rate × Miss penalty CPUtime = Instruction Count x (CPI_{execution} + Mem accesses per instruction x Miss rate x Miss penalty) x Clock cycle time

Misses per instruction = Memory accesses per instruction × Miss rate


CPUtime = IC \times (CPI_{execution} + Misses per instruction \times Miss penalty) \times Clock cycle time 1. Reduce the miss rate,

- 2. Reduce the miss penalty, or
- 3. Reduce the time to hit in the cache.


Classifying Misses: 3 Cs

- <u>Compulsory</u>—The first access to a block is not in the cache, so the block must be brought into the cache. Also called <u>cold start</u> <u>misses_or_first reference misses</u>. (Misses in even an Infinite Cache)
- <u>Capacity</u>—If the cache cannot contain all the blocks needed during execution of a program, <u>capacity misses</u> will occur due to blocks being discarded and later retrieved. (Misses in Fully Associative Size X Cache)


 <u>Conflict</u>—If block-placement strategy is set associative or direct mapped, conflict misses (in addition to compulsory & capacity misses) will occur because a block can be discarded and later retrieved if too many blocks map to its set. Also called <u>collision misses</u> or <u>interference misses</u>. (Misses in N-way Associative, Size X Cache)



miss rate 1-way associative cache size X = miss rate 2-way associative cache size X/2



3Cs Relative Miss Rate



3 Cs: Compulsory, Capacity, Conflict

In all cases, assume total cache size not changed: What happens if:


1) Change Block Size: Which of 3Cs is obviously affected?

2) Change Associativity: Which of 3Cs is obviously affected?

3) Change Compiler: Which of 3Cs is obviously affected?

1. Reduce Misses via Larger Block Size

11



Block Size (bytes)

Effect of Block size on Average Memory Access time

		Cache Size			
Block Size	Miss Penalty	4K	16K	64K	256K
16	82	8.027	4.231	2.673	1.894
32	84	7.082	3.411	2.134	1.588
64	88	7.160	3.323	1.933	1.449
128	96	8.469	3.659	1.979	1.470
256	112	11.651	5.685	2.288	1.549

Block sizes 32 and 64 bytes dominate Longer hit times? Higher cost? Bigger caches have lower miss rates.

Bigger caches cost more.

Bigger caches are slower to access.

It is the average memory access time and the cost of the cache that ultimately determines the cache size.

3. Reduce Misses via Higher Associativity

2:1 Cache Rule:

 Miss Rate Direct Mapped cache size N - Miss Rate 2way cache size N/2

Beware: Execution time is only final measure!

- Will Clock Cycle time increase?
- Hill [1988] suggested hit time for 2-way vs. 1-way external cache +10%, internal + 2%

Example: Avg. Memory Access Time vs Associativity

Example: assume CCT = 1.36 for 2-way, 1.44 for 4-way, 1.52 for 8way vs. CCT direct mapped. Miss penalty is 25 cycles.

AVG-Memory access time = hit time + miss rate x miss penalty.

Cache	1-way	2-way	4-way	8-way
Şize	3.44	3.25	3.22	3.28
8	2.69	2.58	2.55	2.62
16	2.23	2.40	2.46	2.53
32	2.06	2.30	2.37	2.45
64	1.92	2.14	2.18	2.25
128	1.52	1.84	1.92	2.00
256	1.32	1.66	1.74	1.82
512	1.20	1.55	1.59	1.66


4. Reducing Misses via a "Victim Cache"

How to combine fast hit time of direct mapped yet still avoid conflict misse

Add buffer to place data discarded from cache

Jouppi [1990]: 4-entry victim cache removed 20% to 95% conflicts for a 4 KB direct mapped data cache

Used in Alpha, HP machines



16

5. Reducing Misses via "Pseudo-Associativity"

How to combine fast hit time of Direct Mapped and have the lower conflict misses of 2-way SA cache?

Divide cache: on a miss, check other half of cache to see if there, if so have a <u>pseudo-hit</u> (slow hit)



Drawback: CPU pipeline is hard if hit takes 1 or 2 cycles

- Better for caches not tied directly to processor (L2)
- Used in MIPS R1000 L2 cache, similar in UltraSPARC

6. Reducing Misses by Compiler Optimizations

McFarling [1989] reduced caches misses by 75% on 8KB direct mapped cache, 4 byte blocks <u>in software</u>

Instructions

- Reorder procedures in memory so as to reduce conflict misses
- Profiling to look at conflicts(using tools they developed)

Data

- *Merging Arrays*: improve spatial locality by single array of compound elements vs. 2 arrays
- Loop Interchange: change nesting of loops to access data in the order stored in memory
- Loop Fusion: Combine 2 independent loops that have same looping and some variables overlap
- Blocking: Improve temporal locality by accessing "blocks" of data repeatedly vs. going down whole columns or rows

Merging Arrays Example

```
/* Before: 2 sequential arrays */
int val[SIZE];
int key[SIZE];
/* After: 1 array of stuctures */
struct merge {
  int val;
  int key;
};
```

struct merge merged_array[SIZE];

Reducing conflicts between val & key; improve spatial locality

Loop Interchange Example

Sequential accesses instead of striding through memory every 100 words; improved spatial locality

Loop Fusion Example

```
/* Before */
for (i = 0; i < N; i = i+1)
  for (j = 0; j < N; j = j+1)
        <u>a[i][j]</u>= 1/b[i][j] * <u>c[i][j]</u>;
for (i = 0; i < N; i = i+1)
  for (j = 0; j < N; j = j+1)
        d[i][j] = a[i][j] + c[i][j];
/* After */
for (i = 0; i < N; i = i+1)
  for (j = 0; j < N; j = j+1)
        a[i][j] = 1/b[i][j] * c[i][j];
        d[i][j] = a[i][j] + c[i][j];
```

2 misses per access to a & $_{\rm C}$ vs. one miss per access; improve spatial locality

Blocking Example

```
/* Before */
for (i = 0; i < N; i = i+1)
for (j = 0; j < N; j = j+1)
{r = 0;
for (k = 0; k < N; k = k+1){
    r = r + y[i][k]*z[k][j];};
    x[i][j] = r;
};</pre>
```


Two Inner Loops:

- Read all NxN elements of z[]
- Read N elements of 1 row of y[] repeatedly
- Write N elements of 1 row of x[]

Capacity Misses a function of N & Cache Size:

• 3 NxNx4 => no capacity misses; otherwise ...

Idea: compute on BxB submatrix that fits



22


Blocking Example

```
/* After */
for (jj = 0; jj < N; jj = jj+B)
for (kk = 0; kk < N; kk = kk+B)
for (i = 0; i < N; i = i+1)
   for (j = jj; j < min(jj+B-1,N); j = j+1)
     \{r = 0;
      for (k = kk; k < min(kk+B-1,N); k = k+1) {
         r = r + y[i][k] * z[k][j];;
      x[i][j] = x[i][j] + r;
     };
```

B called *Blocking Factor*

Capacity Misses from 2N³ + N² to 2N³/B +N² Conflict Misses Too?

Summary of Compiler Optimizations to Reduce Cache Misses (by hand)



24



Summary

$$CPU time = IC \times \left(CPI_{Execution} + \frac{Memory \ accesses}{Instruction} \times Miss \ rate \times Miss \ penalty \right) \times Clock \ cycle \ time$$

3 Cs: Compulsory, Capacity, Conflict

- 1. Reduce Misses via Larger Block Size
- 2. Make caches bigger
- 3. Reduce Misses via Higher Associativity
- 4. Reducing Misses via Victim Cache
- 5. Reducing Misses via Pseudo-Associativity
- 6. Reducing Misses by Compiler Optimizations

Remember danger of concentrating on just one parameter when evaluating performance


Review: Improving Cache Performance

1. Reduce the miss rate,

2. Reduce the miss penalty, or

3. Reduce the time to hit in the cache.

1. Reduce Miss Penalty with multi-level caches



L2 Equations

AMAT = Hit Time_{L1} + Miss Rate_{L1} × Miss Penalty_{L1}

Miss Penalty_{L1} = Hit Time_{L2} + Miss Rate_{L2} × Miss Penalty_{L2}

AMAT = Hit Time_{L1} + <u>Miss Rate_{L1}</u> x (Hit Time_{L2} + <u>Miss Rate_{L2}</u> + Miss Penalty_{L2})

Definitions:

- Local miss rate— misses in this cache divided by the total number of memory accesses to this cache (Miss rate_{L2})
- Global miss rate—misses in this cache divided by the total number of memory accesses generated by the CPU (Miss Rate_{L1} × Miss Rate_{L2})
- Global Miss Rate is what matters

Comparing Local and Global Miss <u>Rates</u>

32 KByte 1st level cache; Increasing 2nd level cache

Global miss rate close to single level cache rate provided L2 >> L1


Don't use local miss rate

L2 not tied to CPU clock cycle!

Cost & A.M.A.T.

Generally Fast Hit Times and fewer misses

Since hits are few, target miss reduction



29

2. Reduce Miss Penalty: Early Restart and Critical Word First 30

Don't wait for full block to be loaded before restarting CPU

- <u>Early restart</u>—As soon as the requested word of the block arrives, send it to the CPU and let the CPU continue execution
- <u>Critical Word First</u>—Request the missed word first from memory and send it to the CPU as soon as it arrives; let the CPU continue execution while filling the rest of the words in the block. Also called wrapped fetch and requested word first

Generally useful only in large blocks,

Spatial locality a problem; tend to want next sequential word, so not clear if benefit by early restart



3. Reducing Miss Penalty: Read Priority over Write on Miss

31

Write through with write buffers offer RAW conflicts with main memory reads on cache misses:

Write buffers may hold the updated value that is needed on cache miss.

SW r3,512(R0) (Cache index 0)
LW r1,1024(R0) (Cache index 0)
LW r2,512(R0) (Cache index 0)

Is r2 = r3?

3. Reducing Miss Penalty: Read Priority over Write on Miss

If we simply wait for write buffer to empty, we may increase read miss penalty (old MIPS 1000 by 50%)


Check write buffer contents before read; if no conflicts, let the memory access continue

Write Back?

- Read miss replacing dirty block
- Normal: Write dirty block to memory, and then do the read
- Instead copy the dirty block to a write buffer, then do the read, and then do the write
- CPU stall less since restarts as soon as do read

4. Reduce Miss Penalty: Subblock Placement

Don't have to load full block on a miss Have <u>valid bits</u> per <u>subblock</u> to indicate valid (Originally invented to reduce tag storage)



5. Reduce Miss Penalty: Non-blocking Caches to reduce stalls on misses

<u>Non-blocking cache</u> or <u>lockup-free cache</u> allow data cache to continue to supply cache hits during a miss

34

• requires out-of-order execution CPU


"<u>hit under miss</u>" reduces the effective miss penalty by working during miss vs. ignoring CPU requests

"<u>hit under multiple miss</u>" or "<u>miss under miss</u>" may further lower the effective miss penalty by overlapping multiple misses

- Significantly increases the complexity of the cache controller as there can be multiple outstanding memory accesses
- Requires multiple memory banks (otherwise cannot support)
- Pentium Pro allows 4 outstanding memory misses

Value of Hit Under Miss for SPEC





35


Reducing Misses: Which apply to L2 Cache?

Reducing Miss Rate

- 1. Reduce Misses via Larger Block Size
- 2. Reduce Conflict Misses via Higher Associativity
- 3. Reducing Conflict Misses via Victim Cache
- 4. Reducing Conflict Misses via Pseudo-Associativity
- 5. Reducing Capacity/Conf. Misses by Compiler Optimizations

L2 cache block size & A.M.A.T.

Relative CPU Time



Reducing Miss Penalty Summary

 $CPU time = IC \times \left(CPI_{Execution} + \frac{Memory \ accesses}{Instruction} \times Miss \ rate \times Miss \ penalty \right) \times Clock \ cycle \ time$ Five techniques

38

- Read priority over write on miss
- Subblock placement
- Early Restart and Critical Word First on miss
- Non-blocking Caches (Hit under Miss, Miss under Miss)
- Second Level Cache

Can be applied recursively to Multilevel Caches

- Danger is that time to DRAM will grow with multiple levels in between
- First attempts at L2 caches can make things worse, since increased worst case is worse

Can be done by the hardware, software, or both.

It may reduce the miss rate and miss penalty.

Anticipation of the future needs of the cache is essential:

Early determination.

Enough bandwidth.

1. Reducing Misses by <u>Hardware</u> Prefetching of Instructions & Data

E.g., Instruction Prefetching

- Alpha 21064 fetches 2 blocks on a miss
- Extra block placed in "stream buffer"
- On miss check stream buffer

Works with data blocks too:

- Jouppi [1990] 1 data stream buffer got 25% misses from 4KB cache; 4 streams got 43%
- Palacharla & Kessler [1994] for scientific programs for 8 streams got 50% to 70% of misses from 2 64KB, 4-way set associative caches

Prefetching relies on having extra memory bandwidth that can be used without penalty

2. Reducing Misses by <u>Software</u> Prefetching Data


Data Prefetch

- Load data into register (HP PA-RISC loads)
- Cache Prefetch: load into cache (MIPS IV, PowerPC, SPARC v. 9)
- Special prefetching instructions cannot cause faults; a form of speculative execution

Issuing Prefetch Instructions takes time

- Is cost of prefetch issues < savings in reduced misses?
- Higher superscalar reduces difficulty of issue bandwidth

What is the Impact of What You've Learned About Caches?



42

Superscalar, Out-of-Order machines hide L1 data cache miss (-5 clocks) but not L2 cache miss (-50 clocks)?

Cache Optimization Summary

	Technique	MR	MP HT	Complexity
miss rate	Larger Block Size	+	-	0
	Higher Associativity	+	-	1
	Victim Caches	+		2
	Pseudo-Associative Caches	+		2
	HW Prefetching of Instr/Data	+	+?	2
	Compiler Controlled Prefetching	+	+?	3
	Compiler Reduce Misses	+		0
penal	Priority to Read Misses		+	1
	Subblock Placement		+ +	1
	Early Restart & Critical Word 1st		+	2
	Non-Blocking Caches		+	3
	Second Level Caches		+	2